PCB Stackup Design: 4, 6 and 8 Layer Guide
A good PCB stackup sets impedance, EMI and cost. Learn how to plan 4, 6 and 8 layer stackups, avoid common mistakes and see where AI helps.
A good PCB stackup sets impedance, EMI and cost. Learn how to plan 4, 6 and 8 layer stackups, avoid common mistakes and see where AI helps.

Short answer: A PCB stackup is the arrangement of copper and dielectric layers that make up a circuit board, including their order, thickness and materials. A good stackup puts every high-speed signal layer next to a solid reference plane, keeps power and ground planes close together, stays symmetrical so the board doesn’t warp, and uses materials and thicknesses your fabricator actually stocks. Start the stackup before layout, confirm it with your fab, and let it drive your trace widths for controlled impedance. AI tools help by proposing stackups from your design’s constraints and checking them against routing and manufacturing rules.
A PCB board stackup describes every layer from the top of the board to the bottom:
The stackup sets the distance between each signal and its return path. That distance, together with the dielectric constant (Dk) of the material, decides trace impedance, crosstalk, how much the board radiates and how well the power delivery network works. Changing the stackup late means recalculating trace widths and often rerouting, so it belongs at the start of the design.
Many signal integrity and EMI problems blamed on routing are really stackup problems:
The layer count follows from routing density, the fastest signals on the board, the number of power rails and the EMC target. A rough guide:
Going up a layer pair costs more per board, but it often saves money overall by cutting respins, test failures and routing time.
The most common 4 layer PCB stackup is:
This works well because both outer signal layers have a nearby reference plane. Keep the prepreg between top and layer 2 thin, so high-speed traces stay tightly coupled to ground. A frequent mistake is using a standard 1.6 mm build with a very thick core in the middle, which leaves the power and ground planes far apart and gives almost no plane capacitance.
An alternative, ground on both inner layers with power routed as wide pours on the outer layers, can improve EMC on boards where most signals are slow.
A popular 6 layer PCB stackup is:
Every signal layer here sits next to a plane, and layer 3 works as a shielded stripline layer for sensitive routing. Some teams swap layers 3 and 4 or use two inner signal layers instead, trading power integrity for more routing. Whatever you choose, check that each high-speed signal layer references a solid plane and avoid routing across splits.
An 8 layer PCB stackup gives room for several reference planes and protected inner routing, for example:
With this many layers, plan which layers carry which buses, where layer transitions happen, and add ground stitching vias next to signal vias so the return current can follow the signal when it changes layers.
Stackup design is a constraint problem: layer count, impedance targets, material options, via types, cost and manufacturability all interact. AI tools can help by:
This is the idea behind IntelCAD: AI for PCB design and component selection that catches these decisions early, while they are still cheap to change.
A PCB stackup is the order, thickness and material of every copper and dielectric layer in a circuit board. It controls trace impedance, signal and power integrity, EMI and manufacturing cost.
For most boards, the best 4 layer stackup is signal, ground, power, signal, with a thin dielectric between the outer signal layers and their adjacent planes so fast signals have a close return path.
Move to 6 layers when routing gets too dense, when you have several high-speed interfaces such as DDR, or when EMC testing is hard to pass on 4 layers. The extra cost often pays for itself in fewer respins.
A symmetrical stackup balances copper and resin on both sides of the board’s center, which reduces bow and twist during lamination and reflow soldering.
AI can suggest a stackup from your design’s constraints, compute impedance and trace widths for each layer, and check the layout against the stackup for problems like routing over plane splits.
Want stackup, routing and component decisions checked while you design? Talk to the IntelCAD team about AI-assisted PCB design for your next board.
Design your next board by describing it.
Start Your Design
How to size PCB trace width for current: IPC-2221 formula, IPC-2152 guidance, a quick width table, copper thickness, inner vs outer layers and spacing.

Learn how thermal vias move heat through a PCB, how many to use, how to size and space them, when to use via-in-pad, and how to avoid solder wicking.

Learn how a PCB ground plane works, why return paths matter, when to split ground, how to place stitching vias and how to avoid ground bounce.